Super-GLU Gate Array Technical Specification

Bob Yannes

The Super-GLU (General Logic Unit) is a gate array designed to interface a 68000 Microprocessor with the Ensoniq ESP Digital Signal Processor and with an OTIS chip. In addition, the gate array includes circuitry to interface the OTIS multiplexed address/data bus with static memory chips (RAMs or ROMs). This chip can be used in all OTIS-based products including samplers, synthesizers, pianos, etc.

The gate array provides these basic functions:

1) 68000 to ESP interface:

The address and data from the Microprocessor must be multiplexed together to communicate with the ESP. In addition, a DTACK signal must be generated for the 68000.

2) 68000 to OTIS interface:

The address and data from the Microprocessor must be isolated from the sound bus during an OTIS access of sound memory and passed through during a processor access of the OTIS registers or sound memory. In addition, when the sample word width is less than 16 bits, the unused bits should be pulled low on a processor read of sound memory.

3) OTIS interface to static memory:

The multiplexed address/data from the OTIS must be demultiplexed and latched for use with static memory. In addition, when the sample word width is less than 16 bits, the unused bits must be pulled low on an OTIS read of sound memory. When 12-bit mode is selected and byte-wide memories are being used, the appropriate nybble (upper or lower) of sound memory must be sent to the low order data lines of OTIS.

4.) Clock Generator:

A crystal oscillator and divider are provided for use with a 20 MHz crystal to produce the 10 MHz output clock for the system. A second crystal oscillator and divider is provided for use with a 16 MHz crystal to produce an 8 MHz clock for use in products with disk drives.

The following is a list of pins and their functions:

+5 IN Supply	
+5 IN Supply GND IN Supply	
D15I/O (T.S.)MPU Data BusD14I/O (T.S.)D15-D0 to/from OTIS or Sound MemoryD13I/O (T.S.)D7-D0 to/from ESPD12I/O (T.S.)Data transfers gated with /UDBEN, /LDBEN,D11I/O (T.S.)Data transfers gated with /UDBEN, /LDBEN,D10I/O (T.S.)/DBUS and R/W. Assumes the DBEN lines aD8I/O (T.S.)(i.e. the OTIS chip select and the Sound MeD7I/O (T.S.)chip select)D6I/O (T.S.)Low order bits will be pulled low on a processD3I/O (T.S.)Low order bits will be pulled low on a processD2I/O (T.S.)word widthD1I/O (T.S.)D0	tre ts mory sor

A8 A7 A6 A5 A4 A3 A2 A1	IN IN IN IN IN IN	MPU Address Bus	A4 - A1 to OTIS or Sound Memory A8 - A1 to ESP
R/W /UDBEN /LDBEN /ESP /DTACK /RAS /CAS /DBUS	IN IN IN OUT (O.C.) IN IN IN	MPU Read/Write line Upper Data Bus enab Lower Data Bus enab ESP Chip Select DTACK for ESP OTIS /RAS output OTIS /CAS output OTIS sound bus arbite	le
A8/D7 A7/D6 A6/D5 A5/D4 A4/D3 A3/D2 A2/D1 A1/D0	I/O (T.S.) I/O (T.S.) I/O (T.S.) I/O (T.S.) I/O (T.S.) I/O (T.S.) I/O (T.S.) I/O (T.S.)	Muxed Address/Data	for ESP MPU A8 - A1 to ESP MPU D7 - D0 to/from ESP Multiplexing controlled by /ESP chip select
LA19 LA18 LA17 LA16 LA15 LA14 LA13 LA12 LA11 LA10 LA9 LA8 LA7 LA6 LA5 LA4	OUT (T.S.) OUT (T.S.)	Latched Address from	OTIS to static Sound Memory OTIS addresses latched by fall of ACAS, outputs enabled by /DBUS
DA19 DA18 DA17 DA16 DA15 DA14 DA13 DA12 DA11 DA10 DA9 DA8 DA7 DA6	I/O (T.S.) I/O (T.S.)	OTIS Muxed Address	Latched into LA19 - LA4 on fall of /CAS Lower data bits to OTIS forced low by /DBUS depending on sample word width
Rev. 2			September 14, 1988

DA5 DA4	I/O (T.S.) I/O (T.S.)	
DA3 DA2 DA1 DA0	OUT (T.S.) OUT (T.S.) OUT (T.S.) OUT (T.S.)	OTIS low order address Passes MPU address to OTIS or Sound Memory
DA11H DA10H DA9H DA8H DA11L DA10L DA9L DA8L	IN IN IN IN IN IN IN	Nybble inputs for 12-bit systems Passes upper or lower nybble of Sound Memory to OTIS (DA11-DA8)
M1 M0 /NYB	IN IN IN	Sample word width select MSB Sample word width select LSB Selects nybble mode for 12-bit systems
20MI 20MO 10M 16MI 16MO 8M	IN OUT OUT IN OUT OUT	20 MHz crystal connection 20 MHz crystal connection Buffered 10 MHz output clock 16 MHz crystal connection 16 MHz crystal connection Buffered 8 MHz output clock

Total: 99 pins (assumes three supply pins and three ground pins)

The functional blocks operate in the following manner:

Data is transferred between the 68000 and OTIS or Sound Memory via D15-D0 and DA19-DA4. R/W controls the direction of data transfer and all transfers are gated with /DBUS which indicates when the shared bus is available. /UDBEN and /LDBEN allow either upper or lower bytes or words to be transferred. Depending on the sample word width selection, the lower 8,4 or 3 bits to the 68000 can be forced low when the processor is reading sound memory.

The low order address of the processor (A4-A1) is sent to OTIS (DA3-DA0) and the Sound Memory whenever either /UDBEN or /LDBEN are low and /DBUS is high. This allows the 68000 to select the appropriate OTIS register or address low order Sound Memory.

Address information from the OTIS chip, supplied on DA19-DA4, is latched at the fall of /RAS to keep it stable during the entire OTIS sound memory access. The latched address outputs are enabled when /DBUS is low, indicating an OTIS memory access. By floating these outputs when /DBUS is high, it is possible to share this bus, which may be useful in future products.

Depending on the sample word width, the lower 8,4 or 3 data bits to OTIS (on the DA lines) can be forced low on an OTIS read of sound memory. When /NYB is tied low and 12-bit mode is selected, data nybbles supplied on DA11H-DA8H and DA11L-DA8L are routed to DA11-DA8 when /DBUS is low and /CAS is low. This function is normally only used in systems with 12-bit sound samples and byte-wide memory chips. One set of memory chips provide the upper byte of the sample word, while the Nybble memory chip provides two nybbles. The upper byte, along with one of the nybbles, forms the 12-bit word. The desired nybble is selected by the state of LA19. This is simply a convenient method of packing 12-bit sample words into less memory chips.

Data is transferred between the 68000 and ESP via D7-D0 and A8/D7-A1/D0. R/W controls the direction of data transfers and all transfers are gated with /ESP. When /ESP is high, A8-A1 are sent out

Rev. 2

September 14, 1988

A8/D7-A1/D0. When /ESP falls, the address information is turned off and D7-D0 are sent to A8/D7-A1/D0. This accomplishes the multiplexing necessary for the ESP bus interface. The address outputs must meet the hold time requirements of the ESP chip. /ESP is reflected back to the processor by an open-collector buffer in order to provide a /DTACK signal for the 68000. This DTACK timing must be consistent with the ESP and 68000 bus timing.

M1 and M0, the sample word width bits, are used to select the desired number of bits for the sample memory. The possible selections are 16-bits, 13-bits, 12-bits and 8-bits. Depending on the word width selected, some or all of the low order data lines to both the 68000 and OTIS are forced low during a sound memory read. Whenever /CAS is low, this indicates that either the 68000 is accessing sound memory or OTIS is accessing sound memory and the appropriate data lines should be pulled low on a read.

<u>M1</u>	<u>M0</u>	<u>Mode</u>	MPU lines pulled low	OTIS lines pulled low
1	1	16-bit	none	none
1	0	13-bit	D2-D0	DA6-DA4
0	1	12-bit	D3-D0	DA7-DA4
0	0	8-bit	D7-D0	DA11-DA4

The crystal oscillators are standard cells and their outputs are divided by two using a flip-flop to insure 50% duty cycles.

Note that this design assumes that the low order address outputs from OTIS (DA3-DA0) do not go into Tri-State at the fall of /CAS during an OTIS sound memory access.

The following schematics show one possible implementation.

CN SUPERGLU TIE M1 TO GND CONNECT M # TO CO

September 14, 1988